



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/693,612

10/24/2003

Scott Lee

3304.2.94

6479

21552

7590

08/10/2006

MADSON & AUSTIN
GATEWAY TOWER WEST
SUITE 900
15 WEST SOUTH TEMPLE
SALT LAKE CITY, UT 84101

EXAMINER

KO, DANIEL BOKMIN

ART UNIT

PAPER NUMBER

2189

DATE MAILED: 08/10/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

This action is responsive to the Amendments filed on 5/18/2006.

Specification

The Amendments to the specification includes paragraphs 5, 51, and 52 that filed on 5/18/2006 has been entered.

Drawings

The Amendments to the drawings include Fig. 4B and Fig. 5 that filed on 5/18/2006 has been entered.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

1. Claims 1, 3-6, 8-9, 11-13, 15 and 17 are rejected under 35 U.S.C. 102(e) as being anticipated by Roussel et al. (US Patent 6,721,866), hereinafter simply Roussel.

Regarding claims 1 and 9, Roussel teaches a data access method, comprising a data reading procedure to read a data from a data storage zone wherein said data is stored in a bit range of said data storage zone covering at least one storage unit, each storage unit of said data storage zone consisting of m bits and said bit range consists of n bits, from a starting bit address (a) to an end bit address (b), and said data reading procedure comprising steps of:

i) performing a first operation of said starting bit address (a) to obtain a first shift S1 (Fig. 5, step 108; column 6, lines 31-34);

ii) performing a second operation of said starting bit address (a) to obtain a second shift S2 (Fig. 5, step 112; column 6, lines 35-38);

iii) performing a first shift operation of said data with said first shift S1 to obtain a first shifted data unit (Fig. 4B, OP1; Fig. 5, Step 110; column 5, lines 28-31);

iv) performing a second shift operation of said data with said second shift S2 to obtain a second shifted data unit (Fig. 4B, OP3; Fig. 5, Step 114; column 5, lines 31-34);

v) synthesizing said first and said second shifted data units to obtain a read data unit (Fig. 5, Step 118; column 5, lines 35-36; column 6, lines 40-42); and

vi) repeating at least one of said steps iii), iv) and v) when n is greater than m (Fig. 4B, Roussel discloses OP1 shifted right twice and OP2 shifted left 14th times which is same as repeating step iii) and iv)).

Art Unit: 2189

Regarding claims 3 and 11, Roussel teaches a data access method wherein said first and said second operations are performed by the following formulae:

$S1 = \text{mod}[a, m]$ (column 4, lines 47-49; column 5, lines 28-30); and

$S2 = m - \text{mod}[a, m] = m - S1$ (column 4, lines 52-55; column 5, lines 31-34),

where $\text{mod}[a, m]$ is the remainder on division of a by m .

Regarding claims 4 and 12, Roussel teaches a data access method wherein said first shift operation is performed by shifting a first portion of said data stored in a first storage unit of said data storage zone toward one of the higher bit direction (column 4, lines 47-49; column 5, lines 28-30) and the lower bit direction, and said second shift operation is performed by shifting a second portion of said data stored in a second storage unit of said data storage zone toward the other of the higher bit direction and the lower bit direction (column 4, lines 52-55; column 5, lines 31-34).

Regarding claims 5 and 13, Roussel teaches a data access method wherein said second storage unit is immediately adjacent to said first storage unit in said data storage zone (Fig 4B, X operand starts from XX00 to XX12).

Regarding claims 6 and 15, Roussel teaches a data access method wherein wherein in said step (vi), only said step (iii) is repeated for shifting an end data unit (Fig. 4B, Roussel discloses OP1 shifted right twice which is same as repeating step iii))

Art Unit: 2189

comprising said end data bit address (b) with said first shift S1 to obtain a last shifted data unit (column 5, lines 50-53).

Regarding claims 8 and 17, Roussel teaches a data access method wherein said first and said second shifted data units are synthesized via an OR gate operation (column 5, lines 35-36).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
 2. Ascertaining the differences between the prior art and the claims at issue.
 3. Resolving the level of ordinary skill in the pertinent art.
 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
2. Claims 7, 14, 16, 18, 21 and 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Roussel et al. (US Patent 6,721,866) in view of Debes et al. (US Patent Application 2003/0084082 A1), hereinafter simply Debes.

Regarding claims 7 and 14, Roussel teaches a data access method, comprising a data reading procedure to read a certain bit range of data from a data storage zone (See claim 1 rejection). Roussel fails to teach a mask data MD for clearing bits excluded from said bit range.

Debes teaches a data access method further comprising a step of masking said last shifted data unit with a mask data MD for clearing bits excluded from said bit range,

Art Unit: 2189

where $MD=0xFF \gg (m-(b-a+1))$, the expression "0xFF" indicates an 8-bit hexadecimal mask data and the 8 bits are all "1", and the expression " $X \gg Y$ " indicates the rightward shift of the data X by Y bits (Fig. 5, mask 402, paragraphs 55, 56, 72, and 73).

At the time of invention it would have been obvious to a person of ordinary skill in the art to combine the Roussel with Debes. The motivation for doing so would have been an avoiding unnecessary data type change which results in maximizes the number of operations per instruction while reducing the number of clock cycles required to order data for arithmetic operations (See Debes, paragraphs 8 and 92). Also, Roussel's invention can clear the unnecessary bits by using Debes's masking method.

Regarding claim 16, Roussel teaches a data access method, comprising a data reading procedure to read a certain bit range of data from a data storage zone (See claim 1 rejection). Roussel fails to teach a mask data MD for clearing bits excluded from said bit range.

Debes teaches a data access method comprising before said step (iii) steps of:
determining whether said first data unit is the starting data unit of said data to be written; and
performing a starting shifting operation of said first data unit with said first shift S3 to obtain a starting shifted data unit when said first data unit is the starting data unit of said data to be written (paragraph 70); and

performing a masking procedure with a mask data MD2 for clearing bits excluded from said bit of a starting storage unit of said storage zone for storing said starting shifted data unit (Fig. 5, mask 402, paragraphs 55, 56, 72, and 73),

where $MD2 = \sim(0xFF \ll S3)$, the expression "0xFF" indicates an 8-bit hexadecimal mask data and the 8 bits are all "1", the expression " $X \ll Y$ " indicates the leftward shift of the data X by Y bits, and the expression " $\sim Z$ " indicates the reverse logic operation of data Z.

At the time of invention it would have been obvious to a person of ordinary skill in the art to combine the Roussel with Debes. The motivation for doing so would have been an avoiding unnecessary data type change which results in maximizes the number of operations per instruction while reducing the number of clock cycles required to order data for arithmetic operations (See Debes, paragraphs 8 and 92). Also, Roussel's invention can clear the unnecessary bits by using Debes's masking method.

Regarding claim 18, Roussel teaches a data access method, comprising a data reading procedure to read a certain bit range of data from a data storage zone (See claim 1 rejection). Roussel fails to teach a mask data MD for clearing bits excluded from said bit range.

Roussel and Debes teach a data access method, comprising a data writing procedure to write a data into a data storage zone, said data storage zone storing data in a bit range covering at least one storage unit, each storage unit of said data storage

Art Unit: 2189

zone consisting of m bits, said bit range consisting of n bits from a starting bit address

(a) to an end bit address (b), and said data writing procedure comprising steps of:

performing a first clear and writing procedure of said data to be written when n is no greater than m, said first clear and writing procedure comprising a step of masking said bit range with a first mask data $MD1 = \sim((0xFF \gg ((m-1)-b+a)) \ll \text{mod}[a, m])$

(See Debes, Fig. 5, mask 402, paragraphs 55, 56, 72, and 73); and

performing a second clear and writing procedure and a third clear and writing procedure of said data to be written when n is greater than m, said second clear and writing procedure comprising a step of masking a starting data storage with a second mask data $MD2 = \sim(0xFF \ll \text{mod}[a, m])$ (See Debes, Fig. 5, mask 402, paragraphs 55, 56, 72, and 73), and said third clear and writing procedure comprising a step of masking an end storage unit with a third mask data $MD3 = 0xFF \ll (\text{mod}[b, m] + 1)$ (See Debes, Fig. 5, mask 402, paragraphs 55, 56, 72, and 73); and

where the expression "0xFF" indicates a hexadecimal mask data, the expression " $X \gg Y$ " indicates the rightward shift of the data X by Y bits, the expression " $X \ll Y$ " indicates the leftward shift of the data X by Y bits, the expression " $\sim Z$ " indicates the reverse logic operation of data Z, the expression " $X \& Y$ " indicates AND gate operation of data X and Y, the expression " $\text{mod}[a, m]$ " indicates the remainder on division of a by m, and the expression " $\text{mod}[b, m]$ " indicates the remainder on division of b by m.

At the time of invention it would have been obvious to a person of ordinary skill in the art to combine the Roussel with Debes. The motivation for doing so would have been an avoiding unnecessary data type change which results in maximizes the number

of operations per instruction while reducing the number of clock cycles required to order data for arithmetic operations (See Debes, paragraphs 8 and 92). Also, Roussel's invention can clear the unnecessary bits by using Debes's masking method.

Regarding claims 21 and 22, Roussel teaches a data access method wherein when n is greater than m , the starting data unit of said data is shifted by a shift $S3$ and then written into said starting storage unit of said data storage zone in said second clear and writing procedure, where $S3 = \text{mod}[a, m]$ that is the remainder on division of a by m (column 4, lines 47-49; column 5, lines 28-30), and $S4 = m - S3$ (column 4, lines 52-55; column 5, lines 31-34).

3. Claims 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Roussel et al. (US Patent 6,721,866) and Debes et al. (US Patent Application 2003/0084082 A1) and further in view of Hensen et al. (US Patent 4,814,976), hereinafter simply Hensen.

Regarding claims 19 and 20, Roussel combined with Debes teach a data access method, comprising a data reading procedure to read a certain bit range of data from a data storage zone using shifting and masking (See claim 18 rejection). Neither Roussel nor Debes teach a data writing procedures are performed as little endian or big endian.

Hensen teaches a data access method wherein said data writing procedure is performed as little endian or big endian (column 2, lines 66-68; column 6, lines 26-46).

At the time of invention it would have been obvious to a person of ordinary skill in the art to combine the Roussel and Debes with Hensen. The motivation for doing so would have been an loading or storing an unaligned reference in a reduced number of instruction cycle, thereby maintaining a high processing speed (See Hansen, column 2, lines 8-11). Also, combining Roussel and Debes with Hensen allows to handle both little endian and big endian data format.

Response to Arguments

Applicant's arguments filed 5/18/2006 have been fully considered but they are not persuasive.

Claims 1 and 9

Regarding claims 1 and 9, Applicant argues that Roussel does not teach or suggest repeating one or more steps iii), iv) and v) when n is greater than m.

In response, it is noted that in Fig. 4B of Roussel teaches a repeating at least one of said steps iii), iv) and v) when n is greater than m, because OP1 shifted right twice and OP2 shifted left 14th times which is same as repeating steps iii) and iv).

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Daniel B. Ko whose telephone number is 571-272-8194.


If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reginald G. Bragdon can be reached on 571-272-4204. The fax phone number for the organization where this application or proceeding is assigned is 703-273-8300.

Art Unit: 2189

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Daniel B. Ko
AU 2189



REGINALD BRAGDON
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100